There was an error while loading. Please reload this page.
1 parent b31c4f0 commit 2448d64Copy full SHA for 2448d64
1 file changed
tasks/section_4/cis_4.1.x.yml
@@ -78,7 +78,7 @@
78
direction: out
79
proto: "{{ item.proto }}"
80
to_port: '{{ item.port }}'
81
- loop: "{{ ubtu22cis_ufw_allow_out_ports }}"
+ loop: "{{ ubtu22cis_ufw_allow_out_ports if ubtu22cis_ufw_allow_out_ports != 'all' else [] }}"
82
loop_control:
83
label: "{{ item.port }}"
84
notify: Reload ufw
0 commit comments