Implementation of an access terminal as an FSM (finite state machine) in VHDL. The FSM diagram is in the file zprava.pdf (in Czech). The project is designed for the FITkit version 2.0 platform. The project is created for the Digital Systems Design course at FIT BUT.
MIT License