-
Notifications
You must be signed in to change notification settings - Fork 975
Issues
is:issue state:open
is:issue state:open
Issue creation is restricted in this repository
Search results
[BUG] HLV load misses a preceding store and reads stale data after a TLB-miss retry
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3389 In openhwgroup/cva6;[BUG] csr_regfile: dcsr.prv is not WARL-legalized on write; dret can set priv_lvl to an unimplemented encoding (2'b10)
Component:RTLFor issues in the RTL (e.g. for files in the rtl directory)For issues in the RTL (e.g. for files in the rtl directory)Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3383 In openhwgroup/cva6;[BUG] csr_regfile: mtval zeroing tests ex_i.cause[GPLEN-1] instead of [XLEN-1]; interrupt traps leave instruction bits in mtval/stval
Component:RTLFor issues in the RTL (e.g. for files in the rtl directory)For issues in the RTL (e.g. for files in the rtl directory)Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3379 In openhwgroup/cva6;[BUG] Verilator test harness can crash during teardown after terminal result marker
Component:VerifFor issues in the verification environment or test cases (e.g. for testbench, C code, etc.)For issues in the verification environment or test cases (e.g. for testbench, C code, etc.)Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3376 In openhwgroup/cva6;- Status: Open.#3374 In openhwgroup/cva6;
[BUG] Slot-1 AES can overwrite slot-0 branch one-cycle data and hang superscalar CVA6
Component:RTLFor issues in the RTL (e.g. for files in the rtl directory)For issues in the RTL (e.g. for files in the rtl directory)Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3370 In openhwgroup/cva6;[BUG] Superscalar no-RVC frontend can pop an empty instruction queue FIFO
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3369 In openhwgroup/cva6;[BUG] LSU non-idempotent check ignores page offset and allows wrong-path speculative load to leave D-cache footprint
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3368 In openhwgroup/cva6;[BUG] Direct JAL wrong-path fetch is not marked speculative and can trigger non-idempotent I-fetch side effects
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3367 In openhwgroup/cva6;[BUG] LSU can kill/drop an ungranted D-cache load request on flush
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3366 In openhwgroup/cva6;[BUG] load_unit drops page offset when classifying non-idempotent speculative loads, allowing wrong-path PLIC claim side effect
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3365 In openhwgroup/cva6;[BUG] Illegal ALU instruction can let a younger dependent instruction issue and transiently fill a D-cache line
Type:BugFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemFor bugs in the RTL, Documentation, Verification environment or Tool and Build systemStatus: Open.#3364 In openhwgroup/cva6;